ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMs

arXiv:2604.02811v2 Announce Type: replace-cross Abstract: Functional verification consumes over 50% of the IC development lifecycle, where SystemVerilog Assertions (SVAs) are indispensable for formal property verification and enhanced simulation-based debugging. However, manual SVA authoring is...